

APPLICATION NOTE 318

PKM4817LNH: Paralleling operation with Droop Load Sharing



Abstract

The PKM4817LNH offers passive load sharing allowing multiple products to be connected in parallel. This feature is typically used to increase power output on the same rail, providing redundancy against a product failure, or distribute thermal heat over a larger board area. Paralleling may also aid in streamlining your Bill of Materials by replacing the need for separate products with higher power requirements

Contents

Introduction	3
Passive current sharing	3
Cooling	4
Operation	4
Turn-on	4
Turn-off and input voltage between 45 and 51V	5
Design considerations.....	5
Layout considerations.....	5
Input capacitance.....	5
Output capacitance	5
Beat Frequency.....	6
Parallel products current unbalance	7
Simulation results (Simetrix)	7

Introduction

This application note describes the parallel operation and load sharing of the product in greater detail. It also describes the design considerations to be made in order to optimize the current sharing for maximum output power.

For definitions and specifications see the Technical Specification for [PKM4817LNH](#)

Passive current sharing

Passive current sharing is achieved by having a droop load share, i.e. the output voltage of the product will decrease when the load current is increased, see figure 1.




Figure 1: Typical output current from two products with 60mV output voltage initial setting tolerances but with equal output resistance.




Figure 2: A simplified schematic model of two parallel PKM4817LNH

This can also be expressed as an output resistance of the product, see schematic representation in figure 2.

In the example both products have the same output resistance, $R_O = R_{O1} = R_{O2}$, since the slopes are constant and parallel. R_O can be estimated directly from figure 1 by using product 2 as shown in equation 1:

$$R_O = \frac{\Delta V_0}{\Delta I_0} \approx \frac{10.8 - 10.4}{70 - 20} = 0.4/50 = 8m\Omega$$

Equation 1

Note that when the products are connected in parallel they will share the same output voltage. Only the output current will differ, e.g. from figure 1 at 10.8V, product 1 delivers 28A and product 2 delivers 2 A, approximately.

Difference in output voltage initial setting (V_0 at 0A), output resistance and difference in output resistance are the parameters that defines the current sharing accuracy. The long term drift is negligible for PKM4817LNH.

If the droop is very low the products will not share current very well due to a different initial voltage setting. Too high a droop on the other hand will enable current sharing but limit the available output power. The droop is chosen so that the available output power for parallel products is optimized.

Since the output currents of paralleled products are not identical one of the products will reach max current before the other, therefore the expected total output current is less than twice the output current of a single product. In practice the maximum output current could also be limited by the maximum allowed operating temperature of the warmest product.

The PKM4817LNH product is verified with up to three parallel products; however, theoretically there is no upper limit in the number of paralleled products.

Cooling

Due to the small form factor and high output power, it is important that the products have adequate cooling to be able to deliver high output currents. Figure 3 below shows typical power dissipation vs output current for a single product.




Figure 3: measured power dissipation, P_d vs output current for $T_{P1} = -30, 25$ and 90°C .

The power dissipation will make the product warmer, how much warmer depends on the thermal resistance R_{th} , found in the [Technical Specification](#). R_{th} is a function of air velocity. R_{th} is also dependent on whether the product is open frame, base plate or supported with a heatsink.

The product also uses its pins for cooling by transferring heat to the host board. For efficient heat transfer, it is recommended that the pins are connected to copper planes in the host board. The estimated internal temperature at point P1 of the product can be calculated using Equation 2:

$$T_{P1} = T_{amb} + R_{th} * P_d$$

Equation 2

Operation

Turn-On

It can take about 20 ms after a start-up before good current sharing is established. During the entire ramp up time, diode rectification is enabled

(i.e. synchronous rectification FETs are all off), as shown in Figure 4.




Figure 4: Start-up for two parallel products with 152 A resistive load and $C_{out} = 10$ mF. (5 ms/div)

This is to avoid dips in output voltage and high reverse currents when starting one product in an array of paralleled products. It is recommended to limit the load current during this initial 20 ms to between the single product rating and the paralleled products rating. The maximum load at start-up is also affected by output capacitance. Since the output voltage ramp-up is typically 4.5 ms the current into the external capacitor during ramp-up can be calculated as in Equation 3, where 10 V is the approximate ΔV_{OUT} from Figure 4.

$$I_{Cout} = C_{OUT} \frac{\Delta V_{OUT}}{\Delta t} \approx C_{OUT} \frac{10V}{4.5ms}$$

Equation 3

With an output capacitance of 10 mF, the current into the output capacitance during ramp-up is 22A. So the maximum available output load current during start-up will be reduced by 22A. The ramp-up time can be as low as 2 ms at $V_1 = 60V$. Start-up of parallel products, with slow slew rate on the input voltage, can cause one product to start before the other, due to different turn-on voltage. The available output current during the time of single product operation will then be reduced to the single product rating.

Turn-off and input voltage between 45 and 51 V

In this region and when the product is turned off with V_I the product will be in regulated ratio mode (output voltage is proportional to input voltage). In this mode it is important that paralleled products share the same input voltage, otherwise the product with the lowest input voltage will give the lowest output voltage and clamp the other product to this lower output voltage.

Design considerations

Layout considerations

Connect the outputs together as close to the load as possible. Never connect diodes or other current blocking devices between the inputs of paralleled products and keep the resistance and inductance between the inputs as low as possible.

If the output current of each product is higher than 50A, the double pin version of the product is recommended. The product also uses its pins for cooling by transferring heat to the mother board. For efficient heat transfer, it is recommended that the pins are connected to copper planes in the host board

Input capacitance

The recommended input capacitance, C_{IN} , is 470 μF or higher (of low ESR type) and it should be placed close to the input of each product.

Note that the ESR of electrolytic capacitors increases in cold environments. If an external input filter is used, the recommended peak source impedance $Z_{\text{source_peak}}$, is below 2 Ω per product. Otherwise input oscillations may occur at start-up, or at a high output current transients. The source resistance, R_{source} should be less than 100 $\text{m}\Omega$ per product to avoid the under voltage lockout to be activated. i.e. for two parallel products R_{source} should be less than 50 $\text{m}\Omega$ and $Z_{\text{source_peak}}$ should be below 1 Ω

Output capacitance for parallel products

Ceramic output capacitors should be placed close to the load for efficient decoupling and also to reduce the Q-value of the output filter. Ceramic output capacitors have a very low ESR value (e.g. a single 47 μF , 1210, 16 V has an ESR of about 3 $\text{m}\Omega$), normally resulting in a high Q-value of the output filter. The Q-value can be damped by using bulk capacitors with higher ESR values in parallel with the ceramic type.




Figure 5: Source impedance and external input capacitance

Beat frequency

When paralleling PKM4817LNH products, a beat frequency can be noticed on the output, as illustrated in Figure 6a. This is due to slightly different switching frequencies between the products. If the beat frequency is a problem, an external 10 nF Y-capacitor can help to reduce it. Since this is a low frequency phenomenon the placement of the Y-capacitor is not critical. See example of appropriate placement of the Y-capacitor connected across the isolation barrier in Figure 7. In Figure 6b the output from a single product is shown for comparison.




Figure 6a: Output ripple, two parallel products 100 μs/div, 20 mV/div.




Figure 6b: Output ripple single product 100 μs/div, 20 mV/div




Figure 7: PKM-NH test board for up to four parallel PKM4817LNH, showing Y-capacitor locations on the backside of the board

Parallel products current imbalance

A statistical model has been built using measured data of R_o and V_o from two production lots. This model assumes a thermal resistance of 1.4 K/W for each product and an ambient temperature of 40°C. This gives a T_{P1} temperature of about 90°C, see Equation 2.

R_o is defined with temperature dependence as a 3-sigma Gauss distribution with tolerance 3.3 %. ($8 \pm 0.26 \text{ m}\Omega$) at 25°C, $\alpha=3.9\text{m K}^{-1}$).

V_o at 0A is defined as a 3-sigma Gauss distribution with tolerance 0.6 % ($11 \text{ V} \pm 66 \text{ mV}$).

Simulation results (Simetrix)

The output current difference, I_{diff} , between two products was simulated in Simetrix using the Monte Carlo method including 1000 runs. I_{diff} is shown as a histogram¹ in Figure 8. I_{diff} has been divided in 15 "bins" of approximately 1A width. Within each bin the number of paralleled pairs is plotted on the y-axis. This gives a rough sense of the I_{diff} distribution. It was found that I_{diff} is Gaussian distributed with a standard deviation of 2.5A.




Figure 6a: Monte Carlo 1 k runs. Histogram of statistical output current difference (on x-axis) at a total output current of 160 A. T_{P1} is around 90°

Figure 9 shows the probability function of $|I_{diff}| \geq x$, $I_o=160 \text{ A}$, $T_{P1} = 90^\circ\text{C}$.

From Figure 10, product 2 has an output voltage of 10.32V at 80A. At 10.32V product 1 delivers 68A so the worst case current difference is 12A.

From Figure 9 we can see that the probability of this to happen is around 1.5 ppm. The corresponding predicted temperatures at P1 are 92 and 80°C.




Figure 9: Probability function of $|I_{diff}| \geq x$. T_{P1} is around 90°C.





Figure 10: Predicted worst case current share with 4.5 σ output voltage difference at 0 A and +3 σ on RO1 and -3 σ on RO2. $R_{th}=1.4 \text{ K/W}$. Ambient temperature is 40°C for both products. $V_{in} \geq 51 \text{ V}$.



Flex Power Modules, a business line of Flex, is a leading manufacturer and solution provider of scalable DC/DC power converters primarily serving the data processing, communications, industrial and transportation markets. Offering a wide range of both isolated and non-isolated solutions, its digitally-enabled DC/DC converters include PMBus compatibility supported by the powerful [Flex Power Designer](#).

EMEA (Headquarters) | Torshamnsgatan 28 A, 16440 Kista, Sweden

APAC | 33 Fuhua Road, Jiading District, Shanghai, China 201818

Americas | 6201 America Center Drive, San Jose, CA 95002, USA

-  pm.info@flex.com
-  twitter.com/flexpowermodule
-  flexpowermodules.com
-  flexpowermodules.com/wechat
-  flexpowerdesigner.com
-  linkedin.com/showcase/flex-power-modules
-  youtube.com/flexintl

The content of this document is subject to revision without notice due to continued progress in methodology, design and manufacturing. Flex shall have no liability for any error or damage of any kind resulting from the use of this document.