<span id="page-0-0"></span>

Vertical SIP



# Horizontal SMD





# **Key features**

- High efficiency up to 96.2% at 12 Vin, 5 Vout full load.
- Paralleling up to 4 units (160A)
- Remote control
- Power Good
- Synchronization and phase spreading
- Excellent thermal performance
- Configuration and monitoring via PMBus

# **Soldering methods**

- Wave soldering (SIP)
- Reflow (SIP and SMD)

# **BMR473**

# 40A digital PoL regulator

The BMR473 is a digital PoL regulator available in a horizontal surface mount or vertical SIP package for board space optimization.

The product is rated at 40A continuous and up to 4 modules can be paralleled for up to 160A output current.

The BMR473 is a single-phase converter with high power density and efficiency levels are up to 96.2% at full load.

Input is rated from 6 to 15V and the output is programmable from 0.6 to 5V.

The BMR473 is designed for telecom and datacom applications but can also be applied in other areas such as industrial and transportation.

# **[Key electrical information](#page-0-0)**



# **[Mechanical](#page-0-0)**

26.3 x 8.8 x 15.6 mm / 1.035 x 0.346 x 0.614 in (Vertical SIP)

19.0 x 13.0 x 7.5 mm / 0.748 x 0.512 x 0.296 in (Horizontal SMD)

# **Application areas**

- **Telecom**
- Datacom

# <span id="page-1-0"></span>**Product options**

The table below describes the different product options.

For more information, please refer to Part 2 [Mechanical information.](#page-1-0)



If you do not find the variant you are looking for, please contact us at **Flex Power Modules**.

# **Order number examples**



# **Absolute maximum ratings**

Stress in excess of our defined *absolute maximum ratings* may cause permanent damage to the converter. Absolute maximum ratings, also referred to as *non-destructive limits,* are normally tested with one parameter at a time exceeding the limits in the electrical specification.



# **Reliability**

Failure rate (λ) and mean time (50%) between failures (MTBF= 1/ λ) are calculated based on *Telcordia SR-332 Issue 4: Method 1, Case 3, (80% of Iout, TP1=40*°C*, Airflow=200 LFM).* 



# **Typical application diagram (Stand Alone)**





# **Typical application diagram (2 modules paralleling)**



# **Electrical specifications for BMR4732001 (Vertical SIP)**

Min and Max values are valid for:  $T_{PI}$  = -40 to + 85°C, V<sub>in</sub>= 6 to 15 V, unless otherwise specified under conditions. Typical values given at: T<sub>P1</sub> = +25°C, V<sub>in</sub>= 12 V, max l<sub>out</sub>, unless otherwise specified under conditions.

Additional external C<sub>in</sub> = 5 x 22 μF ceramic + 470 μF OSCON (ESR 14 mΩ), C<sub>out</sub> = 5 x 100 μF ceramic + 4 x 470 μF POSCAP (ESR 10 mΩ).



# **Electrical specifications for BMR4732001 (Vertical SIP)**



# **Electrical specifications for BMR4732001 (Vertical SIP)**



# **Electrical specifications for BMR4731001 (Horizontal SMD)**

Min and Max values are valid for:  $T_{PI}$  = -40 to + 85°C, V<sub>in</sub>= 6 to 15 V, unless otherwise specified under conditions. Typical values given at: T<sub>P1</sub> = +25°C, V<sub>in</sub>= 12 V, max l<sub>out</sub>, unless otherwise specified under conditions.

Additional external C<sub>in</sub> =  $8 \times 22$  μF ceramic + 470 μF OSCON (ESR 14 mΩ), C<sub>out</sub> =  $8 \times 100$  μF ceramic + 4 x 470 μF POSCAP (ERS 10 mΩ).



# **Electrical specifications for BMR4731001 (Horizontal SMD)**



# **Electrical specifications for BMR4731001 (Horizontal SMD)**



# **Electrical specifications for BMR473**



# **Electrical specifications for BMR473**



# **Electrical specifications for BMR473**



*Note 1: See section "Input capacitors" in "Design & Application Guide".*

*Note 2: See graph "Output ripple and noise".*

*Note 3: See graph "Transient response".*

*Note 4: See section "Output capacitors" in "Design & Application Guide".*

*Note 5: Temperature of Tp1, see section "Definition of product operating temperature".*

*Note 6: Effective switching frequency listed in section "Switching frequency" in "Design & Application Guide".*

*Note 7: Values less than 0.5 ms are supported as 0.5 ms.* 

*Note 8: Should not exceed maximum output power 100 W.* 

*Note 9: Change input turn on voltage to 6.5V when Vout>3.3 V.* 

*Note 10: Change UVLO to 5.5 V when Vout>3.3 V.* 

*Note 11: Decrease OCP when Vout>1.8 V.* 



# **Electrical graphs for BMR4732001 (Vertical SIP)**

# $V_{\text{out}} = 0.6 V$

**Efficiency**



*Efficiency vs. output current at TP1 = +25°C*

#### **Output ripple and noise**



*Output voltage ripple at VI=12V, Io=max Io, TP1 = +25°C Scale: 5 mV/div, 2 µs/div, 20 MHz bandwidth* 

#### **Power dissipation**



*Dissipated power vs. load current at TP1 = +25°C* 

#### **Transient response**



*Output voltage response to output current change (10-30-10 A) at VI=12V, CO=5 x 100 µF ceramic + 4 x 470 µF POSCAP (ESR 10 mΩ), TP1 = +25°C, di/dt=2A/µs.* 



# **Electrical graphs for BMR4732001 (Vertical SIP)**

# $V_{\text{out}} = 1.0 V$

**Efficiency**



*Efficiency vs. output power and input voltage at TP1 = +25°C*

#### **Output ripple and noise**



*Output voltage ripple at VI=12V, Io=max Io, TP1 = +25°C Scale: 5 mV/div, 2 µs/div, 20 MHz bandwidth* 

#### **Power dissipation**



*Dissipated power vs. load power at TP1 = +25°C* 

#### **Transient response**



*Output voltage response to output current change (10-30-10 A) at VI=12V, CO=5 x 100 µF ceramic + 4 x 470 µF POSCAP (ESR 10 mΩ), TP1 = +25°C, di/dt=2A/µs.* 



# **Electrical graphs for BMR4732001 (Vertical SIP)**

# $V_{\text{out}} = 1.8 V$

**Efficiency**



*Efficiency vs. output power and input voltage at*  $T_{PI}$  *= +25°C* 

#### **Output ripple and noise**



*Output voltage ripple at VI=12V, Io=max Io, TP1 = +25°C Scale: 5 mV/div, 2 µs/div, 20 MHz bandwidth* 

#### **Power dissipation**



*Dissipated power vs. load power at TP1 = +25°C* 

#### **Transient response**



*Output voltage response to output current change (10-30-10 A) at VI=12V, CO=5 x 100 µF ceramic + 4 x 470 µF POSCAP (ESR 10 mΩ), TP1 = +25°C, di/dt=2A/µs.* 



# **Electrical graphs for BMR4732001 (Vertical SIP)**

# $V_{\text{out}} = 2.5 V$

**Efficiency**



*Efficiency vs. output power and input voltage at*  $T_{PI}$  *= +25°C* 

#### **Output ripple and noise**



*Output voltage ripple at VI=12V, Io=max Io, TP1 = +25°C Scale: 5 mV/div, 2 µs/div, 20 MHz bandwidth* 

**Power dissipation**



*Dissipated power vs. load power at TP1 = +25°C* 

#### **Transient response**



*Output voltage response to output current change (7.5-22.5- 7.5 A) at VI=12V, CO=5 x 100 µF ceramic + 4 x 470 µF POSCAP (ESR 10 mΩ), TP1 = +25°C, di/dt=2A/µs.* 

# **Electrical graphs for BMR4732001 (Vertical SIP)**

# $V_{\text{out}} = 3.3 V$

**Efficiency**



*Efficiency vs. output power and input voltage at*  $T_{PI}$  *= +25°C* 

#### **Output ripple and noise**



*Output voltage ripple at VI=12V, Io=max Io, TP1 = +25°C Scale: 5 mV/div, 2 µs/div, 20 MHz bandwidth* 

#### **Power dissipation**



*Dissipated power vs. load power at TP1 = +25°C* 

#### **Transient response**



*Output voltage response to output current change (7.5-22.5- 7.5 A) at VI=12V, CO=5 x 100 µF ceramic + 4 x 470 µF POSCAP (ESR 10 mΩ), TP1 = +25°C, di/dt=2A/µs.* 

# **Electrical graphs for BMR4732001 (Vertical SIP)**

# $V_{\text{out}} = 5.0 V$

#### **Efficiency**



*Efficiency vs. output power and input voltage at*  $T_{PI}$  *= +25°C* 

#### **Output ripple and noise**



*Output voltage ripple at VI=12V, Io=max Io, TP1 = +25°C Scale: 5 mV/div, 2 µs/div, 20 MHz bandwidth* 

#### **Power dissipation**



*Dissipated power vs. load power at TP1 = +25°C* 

#### **Transient response**



*Output voltage response to output current change (5-15-5 A) at VI=12V, CO=5 x 100 µF ceramic + 4 x 470 µF POSCAP (ESR 10 mΩ), TP1 = +25°C, di/dt=2A/µs.* 



# **Electrical graphs for BMR4731001 (Horizontal SMD)**

# $V_{\text{out}} = 0.6 V$

**Efficiency**



*Efficiency vs. output current at TP1 = +25°C*

#### **Output ripple and noise**



*Output voltage ripple at VI=12V, Io=max Io, TP1 = +25°C Scale: 5 mV/div, 2 µs/div, 20 MHz bandwidth* 

#### **Power dissipation**



*Dissipated power vs. load current at TP1 = +25°C* 

#### **Transient response**



*Output voltage response to output current change (10-30-10 A) at VI=12V, CO=8 x 100 µF ceramic + 4 x 470 µF POSCAP (ESR 10 mΩ), TP1 = +25°C, di/dt=2A/µs.* 



# **Electrical graphs for BMR4731001 (Horizontal SMD)**

# $V_{\text{out}} = 1.0 V$

**Efficiency**



*Efficiency vs. output power and input voltage at*  $T_{PI}$  *= +25°C* 

#### **Output ripple and noise**



*Output voltage ripple at VI=12V, Io=max Io, TP1 = +25°C Scale: 5 mV/div, 2 µs/div, 20 MHz bandwidth* 

### **Power dissipation**



*Dissipated power vs. load power at TP1 = +25°C* 

#### **Transient response**



*Output voltage response to output current change (10-30-10 A) at VI=12V, CO=8 x 100 µF ceramic + 4 x 470 µF POSCAP (ESR 10 mΩ), TP1 = +25°C, di/dt=2A/µs.* 

# **Electrical graphs for BMR4731001 (Horizontal SMD)**

# $V_{\text{out}} = 1.8 V$

**Efficiency**



*Efficiency vs. output power and input voltage at*  $T_{PI}$  *= +25°C* 

### **Output ripple and noise**



*Output voltage ripple at VI=12V, Io=max Io, TP1 = +25°C Scale: 5 mV/div, 2 µs/div, 20 MHz bandwidth* 

### **Power dissipation**



*Dissipated power vs. load power at TP1 = +25°C* 

#### **Transient response**



*Output voltage response to output current change (10-30-10 A) at VI=12V, CO=8 x 100 µF ceramic + 4 x 470 µF POSCAP (ESR 10 mΩ), TP1 = +25°C, di/dt=2A/µs.* 



# **Electrical graphs for BMR4731001 (Horizontal SMD)**

# $V_{\text{out}} = 2.5 V$

**Efficiency**



*Efficiency vs. output power and input voltage at*  $T_{PI}$  *= +25°C* 

#### **Output ripple and noise**



*Output voltage ripple at VI=12V, Io=max Io, TP1 = +25°C Scale: 10 mV/div, 2 µs/div, 20 MHz bandwidth* 



*Dissipated power vs. load power at TP1 = +25°C* 

#### **Transient response**



*Output voltage response to output current change (7.5-22.5- 7.5 A) at VI=12V, CO=8 x 100 µF ceramic + 4 x 470 µF POSCAP (ESR 10 mΩ), TP1 = +25°C, di/dt=2A/µs.* 

*Top trace: output voltage (200mV/div), bottom trace: load current (20A/div), time scale: 500 µs/div* 

### 1/28701-BMR 473 Rev D 02/04/2025 23



# **Electrical graphs for BMR4731001 (Horizontal SMD)**

# $V_{\text{out}} = 3.3 V$

#### **Efficiency**



*Efficiency vs. output power and input voltage at*  $T_{PI}$  *= +25°C* 

#### **Output ripple and noise**



*Output voltage ripple at VI=12V, Io=max Io, TP1 = +25°C Scale: 10 mV/div, 2 µs/div, 20 MHz bandwidth* 

### **Power dissipation**



*Dissipated power vs. load power at TP1 = +25°C* 

#### **Transient response**



*Output voltage response to output current change (7.5-22.5- 7.5 A) at VI=12V, CO=8 x 100 µF ceramic + 4 x 470 µF POSCAP (ESR 10 mΩ), TP1 = +25°C, di/dt=2A/µs.* 



# **Electrical graphs for BMR4731001 (Horizontal SMD)**

# $V_{\text{out}} = 5.0 V$

**Efficiency**



*Efficiency vs. output power and input voltage at*  $T_{PI}$  *= +25°C* 

#### **Output ripple and noise**



*Output voltage ripple at VI=12V, Io=max Io, TP1 = +25°C Scale: 10 mV/div, 2 µs/div, 20 MHz bandwidth* 

**Power dissipation**



*Dissipated power vs. load power at TP1 = +25°C* 

#### **Transient response**



*Output voltage response to output current change (5-15-5 A) at VI=12V, CO=8 x 100 µF ceramic + 4 x 470 µF POSCAP (ESR 10 mΩ), TP1 = +25°C, di/dt=2A/µs.* 

# **Part 2: Mechanical information BMR473: hole mounted, Vertical SIP version**



# **Part 2: Mechanical information BMR473: Horizontal Surface Mount version**



### Part 2: Mechanical information

**Connections for BMR4732001 (Vertical SIP)** 



Pin layout, bottom view, SIP



### Part 2: Mechanical information

# **Connections for BMR4731001 (Horizontal SMD)**



Pin layout, bottom view, horizontal mount SMD



# <span id="page-29-0"></span>**Thermal considerations**

The products are designed to operate in different thermal environments and sufficient cooling must be provided to ensure reliable operation.

#### **General**

Cooling is mainly achieved by conduction from the pins to the host board and convection which is dependent on the airflow across the product. Increased airflow enhances the cooling of the product.

The products comes in a vertical SIP as well as horizontally mounted SMD version. For products mounted on a PWB without a heatsink attached, cooling is achieved mainly by conduction, from the pins to the host board, and convection, which is dependent on the airflow across the product. Increased airflow enhances the cooling of the product. The wind speed and temperature are measured in a point upstream of the device. Distances between the tested device and the top space board and the side airflow guides are  $6.35$  mm  $\pm 1$  mm.

The product is tested on a 254 x 254 mm, 35 µm (1 oz), 8 layer test board mounted vertically in a wind tunnel with a cross section of 608 x 203 mm. .

The *[output current derating graphs](#page-29-0)* found later in this section for each model provide the available output current vs. ambient air temperature and air velocity at  $V_{in}$  = 12 V.

#### **Definition of product operating temperature**

Proper thermal conditions can be verified by measuring the temperature at position P1 as shown below. The temperature at this position  $(I_{P1})$  should not exceed the maximum temperatures in the table below. The number of measurement points may vary with different thermal design and topology. Temperatures above maximum T<sub>P1</sub>, measured at the reference point P1 are not allowed and may cause permanent damage.







**DATASHEET BMR473** 

Part 3: Thermal considerations

#### **Temperature position and air flow direction**



*Temperature position and air flow direction, Vertical SIP* 



*Temperature position and air flow direction, Horizontal mount SMD* 

# **Thermal graphs for BMR4732001 (Vertical SIP)**

### $V_{\text{out}} = 0.6 \text{ V}$   $V_{\text{out}} = 1.0 \text{ V}$

#### **Output current derating - open frame**



*Available output current vs. ambient air temperature and airflow,* 

# 40 50 [A]

**Output current derating - open frame** 

 $\overline{\Omega}$  m  $- - 2.0$  m/s  $-1.5$  m/s  $-1.0$  m/s  $-0.5$  m/s Nat. Conv.

*Available output current vs. ambient air temperature and airflow, VI=12V, VO=1.0V.* 

40 50 60 70 80 90 <sub>[°C]</sub> 100

*VI=12V, VO=0.6V.* 



*Available output current vs. ambient air temperature and airflow, VI=12V, VO=1.8V.* 

# $V_{\text{out}} = 1.8 \text{ V}$   $V_{\text{out}} = 2.5 \text{ V}$

 $\Omega$ 

10

20

30

#### **Output current derating - open frame Output current derating - open frame**



*Available output current vs. ambient air temperature and airflow, VI=12V, VO=2.5V.* 

# **Thermal graphs for BMR4732001 (Vertical SIP)**

# **Vout= 3.3 V Vout= 5.0 V**

#### **Output current derating - open frame**



*Available output current vs. ambient air temperature and airflow, VI=12V, VO=3.3V.* 

*VI=12V, VO=5.0V.* 



*Available output current vs. ambient air temperature and airflow,* 

# **Output current derating - open frame**

1/28701-BMR 473 Rev D 02/04/2025 33

# **Thermal graphs for BMR4731001 (Horizontal SMD)**

### $V_{\text{out}} = 0.6 \text{ V}$   $V_{\text{out}} = 1.0 \text{ V}$

#### **Output current derating - open frame**



*Available output current vs. ambient air temperature and airflow, VI=12V, VO=0.6V.* 



*Available output current vs. ambient air temperature and airflow, VI=12V, VO=1.8V.* 

# **Output current derating - open frame**



*Available output current vs. ambient air temperature and airflow, VI=12V, VO=1.0V.* 

# $V_{\text{out}} = 1.8 \text{ V}$   $V_{\text{out}} = 2.5 \text{ V}$

#### **Output current derating - open frame Output current derating - open frame**



*Available output current vs. ambient air temperature and airflow, VI=12V, VO=2.5V.* 

# **Thermal graphs for BMR4731001 (Horizontal SMD)**

# **Vout= 3.3 V Vout= 5.0 V**

#### **Output current derating - open frame**



*Available output current vs. ambient air temperature and airflow, VI=12V, VO=3.3V.* 

# **Output current derating - open frame**



*Available output current vs. ambient air temperature and airflow, VI=12V, VO=5.0V.* 

# flex.

# **Part 4: Packaging Packaging information— Vertical SIP**



All dimensions in mm [inch]

Tolerances: X.x ±0.26 [0.01], X.xx ±0.13 [0.005]

**Note**: The tray is not designed for machine pick up


# flex.

# **Part 4: Packaging Packaging information— Horizontal SMD**









13.4

₩



# **Part 5: Revision history Revision table**



#### © Flex Power Modules 2025

The information and specifications in this technical specification is believed to be correct at the time of publication. However, no liability is accepted for inaccuracies, printing errors or for any consequences thereof. Flex Power Modules reserves the right to change the contents of this technical specification at any time without prior notice.

# **TECHNICAL REFERENCE DOCUMENT: GENERAL INFORMATION**

#### **Compatiblity with RoHS requirements**

The products are compatible with the relevant clauses and requirements of the *RoHS directive 2011/65/EU*  and *2015/863* have a maximum concentration value of 0.1% by weight in homogeneous materials for lead, mercury, hexavalent chromium, PBB, PBDE, DEHP, BBP, DBP, DIBP and of 0.01% by weight in homogeneous materials for cadmium.

Exemptions in the RoHS directive utilized in Flex Power Modules products are found in the [Statement of](https://flexpowermodules.com/resources/fpm-rohs-statement-of-compliance)  [Compliance document.](https://flexpowermodules.com/resources/fpm-rohs-statement-of-compliance) 

Flex Power Modules fulfills and will continuously fulfill all its obligations under regulation (EC) No 1907/2006 concerning the registration, evaluation, authorization and restriction of chemicals [\(REACH\)](https://flexpowermodules.com/resources/reach-statement-of-compliance) as they enter into force and is through product materials declarations preparing for the obligations to communicate information on substances in the products.

#### **Quality statement**

The products are designed and manufactured in an industrial environment where quality systems and methods like [ISO 9001,](https://flexpowermodules.com/resources/iso9001-2015-gb-t19001-2016-certificate) [ISO 14001,](https://flexpowermodules.com/resources/iso14001-2015-certificate) [ISO 45001,](https://flexpowermodules.com/resources/iso450012018-certificate) Six *Sigma*, and *SPC* are intensively in use to boost the continuous improvements strategy. Infant mortality or early failures in the products are screened out and they are subjected to an ATE-based final test. Conservative design rules, design reviews and product qualifications, plus the high competence of an engaged workforce, contribute to the high quality of the products.

#### **Warranty**

Warranty period and conditions are defined in *Flex Power Modules' General Terms and Conditions of Sales*.

#### **Limitation of Liability**

Flex Power Modules does not make any other warranties, expressed or implied including any warranty of merchantability or fitness for a particular purpose (including, but not limited to, use in life support applications, where malfunctions of product can cause injury to a person's health or life).

## **Product qualification specifications**



*Note 1: only for products intended for reflow soldering (surface mount products & pin-in paste products) Note 2: only for products intended for wave soldering (plated through hole products)* 

# **TECHNICAL REFERENCE DOCUMENT: DESIGN & APPLICATION GUIDELINES**

# **INPUT AND OUTPUT-RELATED GUIDELINES:**

## **Input and Output Impedance**

The impedance of both the input source and the load will interact with the impedance of the product. It is important that the input source has low characteristic impedance. The performance in some applications can be enhanced by addition of external capacitance as described under External Decoupling Capacitors. If the input voltage source contains significant inductance, the addition a capacitor with low ESR at the input of the product will ensure stable operation.

### **Input capacitors**

The input ripple RMS current in a buck converter is equal to

Eq.1  $I_{\text{inputRMS}} = I_{\text{load}} \sqrt{(D(1-D))}$ 

where  $I_{\text{load}}$  is the output load current and D is the duty cycle.

The maximum load ripple current becomes  $I_{\text{load}}/2$ . The ripple current is divided into three parts, i.e., currents in the input source, external input capacitor, and internal input capacitor. How the current is divided depends on the impedance of the input source, ESR and capacitance values in the capacitors. A minimum capacitance of 470 µF with low ESR is recommended. The ripple current rating of the capacitors must follow Eq. 1. For high-performance/transient applications or wherever the input source performance is degraded, additional low ESR ceramic type capacitors at the input is recommended. The additional input low ESR capacitance above the minimum level insures an optimized performance.

#### Input/output guides

## **Output capacitors**

When powering loads with significant dynamic current requirements, the voltage regulation at the point of load can be improved by addition of decoupling capacitors at the load. The most effective technique is to place low ESR ceramic and electrolytic capacitors as close to the load as possible, using several capacitors in parallel to lower the effective ESR. The ceramic capacitors will handle high-frequency dynamic load changes while the electrolytic capacitors are used to handle low frequency dynamic load changes. Ceramic capacitors will also reduce high frequency noise at the load. It is equally important to use low resistance and low inductance PWB layouts and cabling. External decoupling capacitors are a part of the control loop of the product and may affect the stability margins. Stable operation is guaranteed for the following total capacitance Co in the output decoupling capacitor bank where

Eq. 2.  $C_0 = [C_{min}, C_{max}] = [470,10000] \mu F$ 

The decoupling capacitor bank should consist of capacitors which has a capacitance value larger than C≥C<sub>min</sub> and has an ESR range of

Eq. 3. ESR = [ESRmin, ESRmax] =  $[1,10]$  m $\Omega$ 

The control loop stability margins are limited by the minimum time constant min  $\tau_{min}$  of the capacitors. Hence, the time constant of the capacitors should follow

Eq. 4.  $\tau \geq \tau_{\text{min}} = C_{\text{min}}$  ESR<sub>min</sub> = 0.47 us

If the capacitors capacitance value is  $C < C_{\text{min}}$  one must use at least N capacitors where

 $N \geq |C_{min}/C|$  and  $ESR \geq ESR_{min}(C_{min}/C)$ 

If the ESR value is ESR> ESR <sub>max</sub> one must use at least *N* capacitors of that type where

 $N \geq$  | ESR/ESR<sub>max</sub> | and  $C \geq C_{min}/N$ 

If the ESR value is ESR<ESRmin the capacitance value should be

 $C \geq C_{\text{min}}(ESR_{\text{min}}/ESR)$ 

For a total capacitance outside the above stated range or capacitors that do not follow the stated above requirements above a re-design of the control loop parameters will be necessary for robust dynamic operation and stability. See technical paper [TP022](https://flexpowermodules.com/resources/fpm-techpaper022-loop-compensation-decoupling-design-with-the-loop-compensator) for further information.

#### Input/output guides

## **Control loop**

The products use a average current-mode synchronous buck controller with a fixed frequency PWM scheme. Although the product uses a digital control loop, it operates much like a traditional analog PWM controller. The block diagram of the control loop is shown below.

The current error integrator adjusts the modulator control voltage to match the sensed inductor current, I SNS, to the current voltage at the VSHARE pin. The integrator is tuned through the GMI, RVI, CZI, CPI, and CZI\_MUL parameters. The bandwidth of the current control loop can be adjusted with the mid-band gain of the integrator, GMI × RVI. The low-frequency zero, RVI × CZI, compensates for the valley voltage of the modulator ramp and the nominal offset of the output voltage, and should be set below voltage loop cross -over frequency. The high-frequency pole, RVI × CPI, reduces high-frequency noise from VSHARE and minimizes pulse-width jitter, and should be set between half of the switching frequency (fsw/2) and the switching frequency (fsw).

The voltage error integrator regulates the output voltage by adjusting the current control voltage, VSHARE, similar to any current mode control architecture. The integrator is tuned through the GMV, RVV, CZV and CPV parameters. The bandwidth of the voltage control loop can be adjusted with the mid-band gain of the integrator, GMV × RVV. The output feedback divider ratio also contributes to the mid-band gain. The zero-frequency, RVV × CZV, should be set below the lowest cross-over frequency with largest output capacitor. The high-frequency pole, RVV × CPV, keeps switching noise out of the current loop and should be set between fsw/4 and fsw.

The characteristics of the control loop is configured by setting these compensation parameters. These settings can be reconfigured using the PMBus command USER DATA 01 (COMPENSATION CONFIG)(0xB1).



*Figure 1: The block diagram of the control loop* 

# **PROTECTION FEATURES:**

## **Input Under Voltage Lockout (UVLO)**

The product monitors the input voltage and will turn-on and turn-off at configured levels. The default turnon input voltage level setting is 5.5 V, whereas the corresponding turn-off input voltage level is 4.5V. Hence, the default hysteresis between turn-on and turn-off input voltage is 1 V. The default response from input-turn -off condition is an immediate shutdown of the device. The device will continuously check for the presence of the fault condition. If the fault condition is no longer present, the product will be re-enabled. The turn-on and turn-off levels and response can be reconfigured using the PMBus interface.

## **Input Over Voltage Protection (IOVP)**

The product includes input over voltage limiting circuitry. The default OVP limit is 16V. The default response from an input-over-voltage fault is an immediate shutdown of the device. The device will continuously check for the presence of the fault condition. If the fault condition is no longer present, the product will be re-enabled. The OVP limit and response can be reconfigured using the PMBus interface.

### **Output over voltage protection (OVP)**

The product includes over voltage limiting circuitry for protection of the load. The default OVP limit is 15% above the nominal output voltage. The default response from an output-over-voltage fault is an immediate shutdown of the device. The device will continuously check for the presence of the fault condition. If the fault condition is no longer present, the product will be re-enabled. The OVP limit and response can be reconfigured using the PMBus interface.

### **Output under voltage protection (UVP)**

The product includes output under voltage limiting circuitry for protection of the load. The default UVP limit is 15% below the nominal output voltage. The default response from an output-under-voltage fault is an immediate shutdown of the device. The device will continuously check for the presence of the fault condition. If the fault condition is no longer present, the product will be re-enabled. The UVP limit can be reconfigured using the PMBus interface.

## **Over Current Protection (OCP)**

The product includes robust current limiting circuitry for protection at continuous overload. The default OCP limit is 52A. The default response from an over-current fault is a delayed shutdown of the device. The device will continuously check for the presence of the fault condition, and if the fault condition no longer exists the device will be re-enabled. The load distribution should be designed lower than the specified maximum output current. The OCP limit is programmed by pin-strapping of MSEL pin. The OCP limit and response can also be reconfigured using the PMBus interface.

## **Under Current Protection (UCP)**

The product includes robust current limiting circuitry for protection at 20A continuous reversed current.

Protection features

## **Over temperature protection (OTP)**

The products are protected from thermal overload by an internal over temperature shutdown function in the controller, located at position P1 (see section Thermal Consideration). The default OTP limit is 135 °C. The default response from an over-temperature fault is an immediate shutdown of the device. The device will continuously check for the presence of the fault condition, and if the fault condition no longer exists the device will be re-enabled. The OTP limit and response can be reconfigured using the PMBus interface.

# **OPERATIONAL GUIDELINES**

## **Remote control**

The product is equipped with a remote control function, i.e., the CTRL pin. The remote control can be connected to the ground or left open or to an external voltage (Vext), which is a 3 - 5 V positive supply voltage in accordance to the SMBus Specification version 2.0.

The CTRL function allows the product to be turned on/off by an external device like a semiconductor or mechanical switch. By default the product will turn on when the CTRL pin is left open and turn off when the CTRL pin is applied to GND. The CTRL pin has an internal pull-up resistor to VDD5. When the CTRL pin is left open, the voltage generated on the CTRL pin is max 5.5 V. If the device is to be synchronized to an external clock source, the clock frequency must be stable prior to asserting the CTRL pin.

The product can also be configured using the PMBus interface to be "Always on", or turn on/off can be performed with PMBus commands.



*Figure 2: Remote Control* 

## **Output voltage adjust using pin-strap resistor (VSET pin)**

Using an external voltage divider between VCC1V5 pin and AGND pin, Rtop and Rbot, the output voltage can be programmed according to the table in the next page. Maximum 1% tolerance resistors are required.

The resistor is sensed only during the initialization procedure after input voltage is applied. Changing the resistor value during normal operation will not change the output voltage.

The voltage divider also programs VOUT\_SCALE\_LOOP, VOUT\_MIN and VOUT\_MAX levels, see section "Output voltage range limitation".



*Figure 3: Pin-strap resistor for VSET pin* 

## **Output voltage adjust using pin-strap resistors—contd.**



*Table 1: VSET pin strap resistor dividers* 

## **Output voltage adjust using PMBus**

The output voltage set by pin-strap can be overridden by configuration file or by using a PMBus command. See Electrical Specification for adjustment range.

## **Output voltage range limitation**

The product includes a precision programmable feedback divider, with the feedback divider, output voltage up to 5V can be obtained. The feedback divider ratio can be set by VSET pin-strap or by the PMBus command VOUT\_SCALE\_LOOP.

When using pin-strap to set Vout, the feedback divider ratio and output voltage range is limited by the pinstrap resistor divider. The default feedback divider ratio and minimum/maximum output voltage is set to the value in below table. This protects the application circuit from an under voltage/over voltage in case accidental PMBus command. The output voltage limit can be reconfigured to by writing the PMBus command VOUT\_MIN and VOUT\_MAX.



*Table 2: VOUT\_SCALE\_LOOP, VOUT\_MIN default and VOUT\_MAX default when using pin-strap set Vout*

When using PMBus command to set Vout, the recommended operating range of VOUT\_COMMAND is dependent upon the feedback divider ratio. Setting VOUT\_COMMAND lower than the recommended range can negatively affect VOUT regulation accuracy, while setting VOUT\_COMMAND above the recommended range can limit the actual output voltage achieved.



*Table 3: Recommand Vout range when using VOUT\_COMMAND to set Vout*

### **Voltage margining up/down**

Using the PMBus interface, The product can adjust its output higher or lower than its nominal voltage setting in order to determine whether the load device is capable of operating outside its specified supply voltage range. This provides a convenient method for dynamically testing the operation of the load circuit outside its typical operating range. This functionality can also be used to test of supply voltage supervisors. Margin limits of the nominal output voltage ±5% are default, but the margin limits can be reconfigured using the PMBus interface.

## **Output Ripple and Noise**

Output ripple and noise is measured according to figure below.

A 50 mm conductor works as a small inductor forming together with the two capacitors as a damped filter.



*Figure 4: Output ripple and noise test set-up*

## **Output over current limit adjust using pin-strap resistor (MSEL pin)**

Using an external pin-strap resistor divider between VCC1V5 pin and AGND pin, Rtop and Rbot, the output over current limit can be programmed. For standalone device or the master device in parallel operation, refer to Table 4. For the slave devices in parallel operation, refer to Table 5. Maximum 1% tolerance resistors are required.

The resistor divider also programs value for Vout ramp-up time TON\_RISE and paralleling configuration STACK\_CONFIG (0xEC).



*Figure 5: Pin-strap resistor for MSEL pin* 







*Table 4: MSEL pin strap resistor dividers for standalone device or the master device in parallel operation* 



*Table 5: MSEL pin strap resistor dividers for the slave device in parallel operation* 

## **Output current limit adjust using PMBus**

The output over current limit set by pin-strap can be overridden by configuration file or by using a PMBus command. See Electrical Specification for adjustment range.



#### **Power good**

The power good pin (PG) is used to signal to the system and indicates when the product is ready to provide regulated output voltage to the load. The power good output is open drain and internally pulled up to 5V. Any condition which causes the module stop, PG will be held low.

#### **Switching frequency**

The default switching frequency is 450 kHz, which yields optimal power efficiency. The switching frequency can be set to any values between 450 kHz and 900 kHz using the PMBus interface, but only 5 values are effective, see Table 6. The switching frequency will change the efficiency/power dissipation, load transient response and output ripple. The control loop must be re-optimized when changing the switching frequency.



*Table 6: Supported Switching Frequency Setting* 

#### **Synchronization**

Synchronization is a feature that allows multiple products to be synchronized to a common frequency. Synchronized products powered from the same bus eliminate beat frequencies reflected back to the input supply, and also reduces EMI filtering requirements. Eliminating the slow beat frequencies (usually <10 kHz) allows the EMI filter to be designed to attenuate only the synchronization frequency. Synchronization can also be utilized for phase spreading, described in section Phase Spreading.

The products can be synchronized with an external oscillator or one product can be configured with the SYNC pin as a SYNC Output, working as a source driving the synchronization. All others on the same synchronization bus must be configured with SYNC Input. Default configuration is using the internal clock, independently of signal at the SYNC pin. See application note [AN309](https://flexpowermodules.com/resources/fpm-appnote309-synchronization-phase-spreading) for further information.

#### **Phase spreading**

When multiple products share a common DC input supply, spreading of the switching clock phase between the products can be utilized. This dramatically reduces input capacitance requirements and efficiency losses, since the peak current drawn from the input supply is effectively spread out over the whole switch period. This requires that the products are synchronized. The phase spreading of the product can be configured using the PMBus interface. See application note [AN309 f](https://flexpowermodules.com/resources/fpm-appnote309-synchronization-phase-spreading)or further information.

For standalone devices, the phase position can be set to 0°, 90°, 120°, 180°, 240°, 270°. For devices in parallel operation, the phase position is fixed and can not be optimized in [Flex Power Designer software.](http://www.flexpowerdesigner.com/) See section "Phase interleaving" for further information.

## **Soft-start and soft-stop**

The soft-start and soft-stop control functionality allows the output voltage to ramp-up and ramp-down with defined timing with respect to the control of the output. This can be used to control inrush current and manage supply sequencing of multiple controllers.

The rise time is the time taken for the output to ramp to its target voltage, while the fall time is the time taken for the output to ramp down from its regulation voltage to 0 V. The turn-on-delay time sets a delay from when the output is enabled until the output voltage starts to ramp up. The turn-off-delay time sets a delay from when the output is disabled until the output voltage starts to ramp down.

The default settings for the soft-start delay period and the soft-start ramp time is 10 ms. Hence, power-up is completed within 20 ms in default configuration using remote control.

In default configuration, soft-stop is disabled and the regulation of output voltage stops immediately when the output is disabled. Soft-stop can be enabled through the PMBus command ON\_OFF\_CONFIG. The delay and ramp times can be reconfigured using the PMBus commands TON\_DELAY, TON\_RISE, TOFF\_DELAY and TOFF\_FALL.



*Figure 6: Illustration of soft-start and soft-stsop* 

### **Pre-bias startup capabilities**

Pre-bias startup often occurs in complex digital systems when current from another power source is fed back through a dual supply logic component, such as FPGAs or ASICs. There could also be still charged output capacitors when starting up shortly after turn-off. The product incorporates synchronous rectifiers, but will not sink current during startup, or turn off, or whenever a fault shuts down the product in a pre-bias condition.



*Figure 7: Illustration of pre-bias startup* 

## **Output voltage sequencing**

A group of products may be configured to power up in a predetermined sequence. This feature is especially useful when powering advanced processors such as FPGAs and ASICs that require one supply to reach its operating voltage prior to another.

Different types of multi-product sequencing are supported:

- 1. Time based sequencing: Configuring the start delay and rise time of each module through the PMBus interface and by connecting the CTRL pin of each product to a common enable signal.
- 2. Event based sequencing: Routing the PG pin signal of one module to the CTRL pin of the next module in the sequence.

These sequencing options are easily configured using the [Flex Power Designer software.](http://www.flexpowerdesigner.com) See application note [AN310 f](https://flexpowermodules.com/resources/fpm-appnote310-sequencing-configuration)or further information.



*Figure 8: Illustration of output voltage sequencing* 

### **Parallel Operation (Current Sharing)**

Up to 4 products can be operated in parallel to increase the output current capability of a single power rail. By connecting devices according to below table and configuring the devices as a current sharing rail, the units will share the current equally, enabling up to 100% utilization of the current capability for each device in the current sharing rail.

#### **TECHNICAL REFERENCE DOC DESIGN & APPLICATION GUIDELINES**

#### Operational guide



*Figure 9: Circuit diagram for standalone operation* 



*Figure 10: circuit diagram for 2 parallel operation* 



*Table 7: Digital pins connection for standalone/parallel operation* 

## **Output voltage sense (+SENSE/-SENSE pins)**

+SENSE/-SENSE are the input of the remote sense amplifier. For standalone device or the master device in parallel operation, +SENSE/-SENSE should be connected to Vout/GND at output voltage regulation point. For the slave device in parallel operation, +SENSE should be left floating and –SENSE should be connected to its VCC1V5 pin to indicate the device as the slave.



#### **VSHARE**

In parallel operation, all devices share the same internal control voltage through VSHARE pin. The sensed current in each phase is regulated by the VSHARE voltage by internal transconductance amplifier, to achieve loop compensation and current balancing between different phases. The amplifier output voltage is compared with an internal PWM ramp to generate the PWM pulse.

#### **Back-channel communication**

To allow multiple devices with a shared output to communicate through a single PMBus address, the backchannel communication is impemented through BCX\_CLK and BCX\_DAT pins.

During power on reset (POR), the master reads the programmed values from the slaves to ensure all expected slaves are present and correctly phase-shifted. Then, the Master will load critical operating parameters to the slave devices to ensure correct operation of the stack.

During operation, the master device receives and responds to all PMBus communication, and slave devices do not need to be connected to the PMBus. If the master receives commands that require updates to the PMBus registers of the slave, the master relays these commands to the slaves. Additionally, the master periodically polls slave devices for status and telemetry information to maintain an accurate record of the telemetry and STATUS information for the full stack of paralleling devices.

#### **Phase interleaving**

The INTERLEAVE command is used to arrange multiple devices sharing a common SYNC signal in time. In a multi-phase parallel stack, the phase delay added to each device is equal to 360° / Number in Group × Order. To prevent misaligning the phases of a multi-phase stack, INTERLEAVE is read only when the device is configured as part of a multi-phase stack. The Read/Write status of the INTERLEAVE command is set based on the state of the STACK\_CONFIG command at power-on and is not updated if STACK\_CONFIG is later changed. If INTERLEAVE will be used to program the phase position of a stand-alone device, the device must be configured as standalone at power-on to ensure write capability of the INTERLEAVE command.



*Table 8: Supported phase interleaving settings* 

#### **PCB layout considerations**

The input capacitor should be placed as close to the input pins as possible. The output capacitor should be placed close to the load.

The routing of SYNC, BCX\_CLK and BCX\_DAT traces should be kept away from senstive analog signals.

The pin-strap resistors, should be placed close to the product to minimize loops that may pick up noise. Avoid current carrying planes under the pin-strap resistors and the PMBus signals.

Care should be taken in the routing of VSHARE connections between master and slave devices in parallel operation. The connections should be routed between AGND planes and avoid areas of high electric or magnetic fields.

Care should be taken in the routing of the connections from the sensed output voltage to the +SENSE and –SENSE terminals. These sensing connections should be routed as a differential pair, preferably between ground planes which are not carrying high currents. The routing should avoid areas of high electric or magnetic fields.

# flex.

# **POWER MANAGEMENT**

#### **PMBus overview**



This product is equipped with a PMBus interface. The product incorporates a wide range of readable and configurable power management features that are simple to implement with a minimum of external components. Additionally, the product includes protection features that continuously safeguard the load from damage due to unexpected system faults. A fault is also shown as an alert on the SALERT pin. The following product parameters can continuously be monitored by a host: input voltage, output voltage/ current, duty cycle and internal temperature.

The product is delivered with a default configuration suitable for a wide range operation in terms of input voltage, output voltage, and load. The configuration is stored in an internal Non-Volatile Memory (NVM). All power management functions can be reconfigured using the PMBus interface.

Throughout this document, different PMBus commands are referenced. The [Flex Power Designer software](http://www.flexpowerdesigner.com)  [tool c](http://www.flexpowerdesigner.com)an be used to configure and monitor this product via the PMBus interface. More information is found on [our website.](http://www.flexpowerdesigner.com)

#### **SMBus interface**

This product provides a PMBus digital interface that enables the user to configure many aspects of the device operation as well as to monitor the input and output voltages, output current and device temperature. The product can be used with any standard two-wire I2C (master must allow for clock stretching) or SMBus host device. In addition, the product is compatible with PMBus version 1.3 and includes an SALERT line to help mitigate bandwidth limitations related to continuous fault monitoring. The product supports 100 kHz, 400 kHz and 1MHz bus clock frequency. The PMBus signals, SCL, SDA and SALERT require passive pull-up resistors as stated in the SMBus Specification. Pull-up resistors are required to guarantee the rise time as follows:

 $\tau = R_p C_p \leq 1$ *us* 

*Rp* is the pull-up resistor value and *Cp* is the bus load. The maximum allowed bus load is 400 pF. The pull-up resistor should be tied to an external supply between 2.7 to 5.5 V, which should be present prior to or during power-up. If the proper power supply is not available, voltage dividers may be applied. Note that in this case, the resistance in the equation above corresponds to parallel connection of the resistors forming the voltage divider.

It is recommended to always use PEC (Packet Error Check) when communicating via PMBus. There is an optional setting that makes PEC required which further increase communication robustness. This can be configured by setting bit 15 in command MISC\_OPTIONS (0xED).

## **PMBus addressing (ADDR pin)**

The resistor divider between the VCC1V5 pin and the AGND pin for the ADDR pin selects the range of PMBus address and SYNC direction. For standalone devices, the resistor divider also selects the Phase Shift between SYNC and the switch node. Recommended resistor values are shown in the table below. 1% tolerance resistors are required.



*Figure 11: PMBus addressing with pin strap* 





*Table 9: Resistor values for hard–wiring PMBus addresses* 

# **PMBus addressing (ADDR pin) - contd.**







*Table 9: Resistor values for hard–wiring PMBus addresses* 

# **PMBus addressing (ADDR pin) - contd.**

![](_page_60_Picture_33.jpeg)

![](_page_60_Picture_34.jpeg)

![](_page_60_Picture_35.jpeg)

*Table 9: Resistor values for hard–wiring PMBus addresses* 

#### **Reserved addresses**

Some addresses are reserved or assigned according to the [SMBus standard specification a](http://www.smbus.org/specs/)nd may not be usable. The following reserved addresses are invalid and can not be programmed: 0x0C, 0x28, 0x37, 0x61. Please refer to the SMBus standard specification for further information.

#### **Non-volatile memory (NVM)**

The product incorporates one Non-Volatile Memory area for storage of the PMBus command values, the User NVM.

The User NVM is pre-loaded with Flex factory default values. The User NVM is writable and open for customization. The values in NVM are loaded during initialization according to section Initialization Procedure, where after commands can be changed through the PMBus Interface.

#### **Monitoring via PMBus**

It is possible to continuously monitor a wide variety of parameters through the PMBus interface. These include, but are not limited to, the parameters listed in the table below.

![](_page_61_Picture_130.jpeg)

### **Monitoring faults**

Fault conditions can be detected using the SALERT pin, which will be asserted low when any number of preconfigured fault or warning conditions occurs. The SALERT pin will be held low until faults and/or warnings are cleared by the CLEAR\_FAULTS command, or until the output voltage has been re-enabled. It is possible to mask which fault conditions should not assert the SALERT pin by the command SMBALERT\_MASK. In response to the SALERT signal, the user may read a number of status commands to find out what fault or warning condition occurred, see table below.

![](_page_61_Picture_131.jpeg)

![](_page_62_Picture_1.jpeg)

### **I2C/PMBus timing**

The setup time, t<sub>set</sub>, is the time data, SDA, must be stable before the rising edge of the clock signal, SCL. The hold time thold, is the time data, SDA, must be stable after the rising edge of the clock signal, SCL. If these times are violated, incorrect data may be captured or meta stability may occur and the bus communication may fail. All standard SMBus protocols must be followed, including clock stretching. This product supports the PEC (packet error checking) according to the SMBus specification. When sending subsequent commands to the same module, it is recommended to insert additional delays according to the table below.

![](_page_62_Picture_146.jpeg)

![](_page_62_Figure_6.jpeg)

*Picture12: Set-up and hold times timing diagramm* 

### **Command protection**

The user may write-protect PMBus commands in the User NVM by using the command WRITE\_PROTECT.

#### **Initialization procedure**

The product follows an internal initialization procedure after power is applied to the VIN pins:

- 1. Self test and memory check.
- 2. The address pin-strap resistor is measured and the associated PMBus address is defined.
- 3. The output voltage pin-strap resistor is measured and the associated output voltage level will be loaded to operational RAM of PMBus command VOUT\_COMMAND.
- 4. Values stored in the User NVM are loaded into operational RAM memory. If VOUT\_COMMAND is set by pin-strap, at power up, the VOUT is based on pin strap.

Once this procedure is completed and the initialization time will take up to 10 ms to complete, the output voltage is ready to be enabled using the CTRL pin. The product is also ready to accept commands via the PMBus interface, which in case of writes will overwrite any values loaded during the initialization procedure.

![](_page_62_Figure_17.jpeg)

*Figure 13 : Illustration of Initialization time* 

# **TECHNICAL REFERENCE DOCUMENT: SOLDERING**

#### **Reflow soldering profile for surface mount and pin-in-paste assembly**

Products intended for surface mount or pin-in-paste assembly are qualified for use in a Pb-free forced convection or vapor phase reflow soldering process.

For Pb-free solder processes, a pin temperature  $(T_{pin})$  in excess of the solder melting temperature  $(T_L, 217$  to 221°C for SnAgCu solder alloys) for more than 60 seconds and a peak temperature of 245°C on all solder joints is recommended to ensure a reliable solder joint.

The preferred method for soldering through-hole mount products is wave solder. If pin-in-paste reflow soldering is used, exposure above the maximum peak temperature of 245 °C or exceeding the maximum reflow time above T<sub>L</sub> must be avoided to ensure long term reliability. The power module temperatures must be measured via thermocouple at a minimum of 2 locations.

TL is the typical solder melting (liquidous) temperature Tproductis measured on the power module's hotspot T<sub>pin</sub> is measured on the power module output power pins solder joints at the customer board

![](_page_63_Picture_145.jpeg)

![](_page_63_Figure_9.jpeg)

*Typical soldering profile* 

#### **Wave and manual soldering information - through-hole mounting**

The through-hole mounted product is intended for solder attachment by wave or manual soldering. The pin temperature is specified for 270°C peak for maximum 10 seconds.

A maximum preheat rate of 4°C/s and maximum preheat temperature of 150°C is suggested. When soldering by hand, be careful to avoid direct contact between the hot soldering iron tip and the pins for more than a few seconds in order to prevent overheating.

#### **Moisture reflow classification**

For Pb-free reflow solder processes, the product is qualified for MSL 3 according to IPC/JEDEC standard J-STD-020C.

For wave solder processes, the moisture sensitivity level does not apply.

#### **Dry pack information**

Using products in high temperature reflow soldering processes requires dry pack storage and handling. Products intended for Pb-free reflow soldering processes are delivered in standard moisture barrier bags according to IPC/JEDEC standard J-STD-033 (handling, packing, shipping and use of moisture/reflow sensitivity surface mount devices). In case the products have been stored in an uncontrolled environment and no longer can be considered dry, floor life according to MSL 3, the modules must be baked according to J‑STD‑033.

### **Post solder cleaning**

A no-clean flux is recommended to avoid entrapment of cleaning fluids in cavities inside the product or between the product and the host board, since cleaning residues may affect long term reliability and isolation voltage.

# **TECHNICAL REFERENCE DOCUMENT: SAFETY**

#### **Safety specifications**

Flex Power Modules' DC/DC converters and DC/DC regulators are designed in accordance with the safety standards *IEC 62368*‑*1, EN 62368*‑*1* and *UL 62368*‑*1 Audio/video, information and communication technology equipment - Part 1: Safety requirements* 

IEC/EN/UL 62368‑1 contains requirements to prevent injury or damage due to the following hazards:

- Electrical shock
- Electrically-caused fire
- Injury caused by hazardous substances
- Mechanically-caused injury
- Skin burn
- Radiation-caused injury

On-board DC/DC converters, Power Interface Modules and DC/DC regulators are defined as component power supplies. As components they cannot fully comply with the provisions of any safety requirements without "conditions of acceptability". Clearance between conductors and between conductive parts of the component power supply and conductors on the board in the final product must meet the applicable safety requirements. Certain conditions of acceptability apply for component power supplies with limited stand-off (please refer to *Technical Specification under Mechanical Information* for further information). It is the responsibility of the installer to ensure that the final product housing these components complies with the requirements of all applicable safety standards and regulations for the final product.

Component power supplies for general use shall comply with the requirements in *IEC/EN/UL 62368-1.*  Product related standards, e.g. *IEEE 802.3af Power over Ethernet*, and *ETS*‑*300132*‑*2* Power *interface at the input to telecom equipment, operated by direct current (dc)* are based on *IEC/EN/UL 62368-1* with regards to safety.

All Flex Power Modules' DC/DC converters, Power Interface Modules and DC/DC regulators are recognized and certified in accordance with *IEC/EN/UL 62368*‑*1.* The flammability rating for all construction parts of the products meet requirements for V‑0 class material according to *IEC 62368*‑*11*‑*10 Fire hazard testing*, *test flames – 50 W horizontal and vertical flame test methods.* 

#### **Non-isolated DC/DC regulators**

The DC/DC regulator output is ES1 energy source if the input source meets the requirements for ES1 according to *IEC/EN/UL 62368-1.* 

# **Technical Reference PMBus BMR473**

This appendix contains a detailed reference of the PMBus commands supported by the product.

#### **Data Formats**

The products make use of a few standardized numerical formats, along with custom data formats. A detailed walkthrough of the above formats is provided in AN304, as well as in sections 7 and 8 of the PMBus Specification Part II. The custom data formats vary depending on the command, and are detailed in the command description.

#### **Standard Commands**

The functionality of commands with code 0x00 to 0xCF is usually based on the corresponding command specification provided in the PMBus Standard Specification Part II (see Power System Management Bus Protocol Documents below). However there might be different interpretations of the PMBus Standard Specification or only parts of the Standard Specification applied, thus the detailed command description below should always be consulted.

#### **Forum Websites**

The System Management Interface Forum (SMIF)

#### <http://www.powersig.org/>

The System Management Interface Forum (SMIF) supports the rapid advancement of an efficient and compatible technology base that promotes power management and systems technology implementations. The SMIF provides a membership path for any company or individual to be active participants in any or all of the various working groups established by the implementer forums.

Power Management Bus Implementers Forum

(PMBUS-IF)

<http://pmbus.org/>

The PMBus-IF supports the advancement and early adoption of the PMBus protocol for power management. This website offers recent PMBus specification documents, PMBus articles, as well as upcoming PMBus presentations and seminars, PMBus Document Review Board (DRB) meeting notes, and other PMBus related news.

#### **PMBus – Power System Management Bus Protocol Documents**

These specification documents may be obtained from the PMBus-IF website described above. These are required reading for complete understanding of the PMBus implementation. This appendix will not re-address all of the details contained within the two PMBus Specification documents.

Specification Part I – General Requirements Transport And Electrical Interface Includes the general requirements, defines the transport and electrical interface and timing requirements of hard wired signals.

Specification Part II – Command Language

Describes the operation of commands, data formats, fault management and defines the command language used with the PMBus.

#### **SMBus – System Management Bus Documents**

System Management Bus Specification, Version 2.0, August 3, 2000 This specification specifies the version of the SMBus on which Revision 1.2 of the PMBus Specification is based. This specification is freely available from the System Management Interface Forum Web site at: <http://www.smbus.org/specs/>

## **PMBus Command Summary and Factory Default Values of Standard Configuration**

The factory default values provided in the table below are valid for the Standard configuration. Factory default values for other configurations can be found using the Flex Power Designer tool.

![](_page_67_Picture_306.jpeg)

![](_page_68_Picture_261.jpeg)

# flex.

![](_page_69_Picture_211.jpeg)

![](_page_70_Picture_0.jpeg)

![](_page_70_Picture_136.jpeg)

#### **PMBus Command Details**

#### **OPERATION (0x01)**

Description: Sets the desired PMBus enable and margin operations.

![](_page_71_Picture_269.jpeg)

#### **ON\_OFF\_CONFIG (0x02)**

Description: Configures how the device is controlled by the CTRL pin and the PMBus.

![](_page_71_Picture_270.jpeg)


### **CLEAR\_FAULTS (0x03)**

Description: Clears all fault status bits

#### **PHASE (0x04)**

Description: Used to configure, control, and monitor individual phases. The phase configuration needs to be established before any phase-dependent command can be successfully excuted.



### **WRITE\_PROTECT (0x10)**

Description: The WRITE\_PROTECT command is used to control writing to the PMBus device. The intent of this command is to provide protection against accidental changes. This command is not intended to provide protection against deliberate or malicious changes to a device's configuration or operation.



## **STORE\_USER\_ALL (0x15)**

Addressing: Phase Description: Commands the device to copy the entire contents of the operating memory to the matching locations in the non-volatile user store memory.

#### **RESTORE\_USER\_ALL (0x16)**

Addressing: Phase

Description: Commands the device to copy the entire contents of the non-volatile User Store Memory to the matching locations in the operating memory.

#### **CAPABILITY (0x19)**

Description: This command provides a way for a host system to determine some key capabilities of a PMBus device.



#### **SMBALERT\_MASK\_VOUT (0x1B)**

Status Registers: STATUS\_VOUT (0x7A)

Description: SMBALERT\_MASK bits for the STATUS\_VOUT command. The SMBALERT\_MASK command may be used to prevent a warning or fault condition from asserting the SALERT output signal.





## **SMBALERT\_MASK\_IOUT (0x1B)**

Status Registers: STATUS IOUT (0x7B)

Description: SMBALERT\_MASK bits for the STATUS\_IOUT command. The SMBALERT\_MASK command may be used to prevent a warning or fault condition from asserting the SALERT output signal.



#### **SMBALERT\_MASK\_INPUT (0x1B)**

Status Registers: STATUS\_INPUT (0x7C)

Description: SMBALERT\_MASK bits for the STATUS\_INPUT command. The SMBALERT\_MASK command may be used to prevent a warning or fault condition from asserting the SALERT output signal.



# **SMBALERT\_MASK\_TEMPERATURE (0x1B)**

Status Registers: STATUS\_TEMPERATURE (0x7D)

Description: SMBALERT\_MASK bits for the STATUS\_TEMPERATURE command. The SMBALERT\_MASK command may be used to prevent a warning or fault condition from asserting the SALERT output signal.



#### **SMBALERT\_MASK\_CML (0x1B)**

Status Registers: STATUS\_CML (0x7E)

Description: SMBALERT\_MASK bits for the STATUS\_CML command. The SMBALERT\_MASK command may be used to prevent a warning or fault condition from asserting the SALERT output signal.





# **SMBALERT\_MASK\_MFR\_SPECIFIC (0x1B)**

Status Registers: STATUS\_MFR\_SPECIFIC (0x80)

Description: SMBALERT\_MASK bits for the STATUS\_MFR\_SPECIFIC command. The SMBALERT\_MASK command may be used to prevent a warning or fault condition from asserting the SALERT output signal.



# **VOUT\_MODE (0x20)**

Description: Controls how future VOUT-related commands parameters will be interpreted.





# **VOUT\_COMMAND (0x21)**

Description: Sets the nominal value of the output voltage from 0.6V to 5V.



### **VOUT\_TRIM (0x22)**

Description: Configures a fixed offset to be applied to the output voltage when enabled.



## **VOUT\_MAX (0x24)**

Description: Configures the maximum allowed output voltage.



#### **VOUT\_MARGIN\_HIGH (0x25)**

Description: Configures the target for margin-up commands.



#### **VOUT\_MARGIN\_LOW (0x26)**

Description: Configures the target for margin-down commands.



## **VOUT\_TRANSITION\_RATE (0x27)**

Description: Sets the transition rate when changing output voltage.



#### **VOUT\_SCALE\_LOOP (0x29)**

Description: Allows PMBus devices to map between the commanded voltage, and the voltage at the control circuit.



#### **VOUT\_MIN (0x2B)**

Description: Configures the minimum allowed output voltage.







## **FREQUENCY\_SWITCH (0x33)**

Description: Controls the switching frequency.



#### **VIN\_ON (0x35)**

Description: Input voltage must be above this level before the output can be enabled.



#### **VIN\_OFF (0x36)**

Description: Sets the value of the PVIN input voltage, in Volts, at which the unit should stop power conversion.



# **INTERLEAVE (0x37)**

Description: Configures the phase offset with respect to a common SYNC clock.



# **IOUT\_CAL\_GAIN (0x38)**

Description: Sets the current sense resistance.



# **IOUT\_CAL\_OFFSET (0x39)**

Addressing: Phase

Description: Sets the current-sense offset.



#### **VOUT\_OV\_FAULT\_LIMIT (0x40)**

Description: Sets the overvoltage fault threshold relative to the current VOUT\_COMMAND.







#### **VOUT\_OV\_FAULT\_RESPONSE (0x41)**

Description: Sets the VOUT OV fault response.







# **VOUT\_OV\_WARN\_LIMIT (0x42)**

Description: Sets the overvoltage warning threshold relative to the current VOUT\_COMMAND.



## **VOUT\_UV\_WARN\_LIMIT (0x43)**

Description: Sets the undervoltage warning threshold relative to the current VOUT\_COMMAND.



# **VOUT\_UV\_FAULT\_LIMIT (0x44)**

Description: Sets the undervoltage fault threshold relative to the current VOUT\_COMMAND.



# **VOUT\_UV\_FAULT\_RESPONSE (0x45)**

Description: Sets the VOUT UV fault response.



# **TECHNICAL REFERENCE DOC PMBus general details: BMR 473 1X01/001**





# **IOUT\_OC\_FAULT\_LIMIT (0x46)**

Addressing: Phase

Description: Sets the output over-current peak limit for per phase.



# **IOUT\_OC\_FAULT\_RESPONSE (0x47)**

Description: Sets the output total over-current fault response.



# **TECHNICAL REFERENCE DOC PMBus general details: BMR 473 1X01/001**





# **IOUT\_OC\_WARN\_LIMIT (0x4A)**

#### Addressing: Phase

Description: Sets the value of the output current that causes the overcurrent detector to indicate an overcurrent warning condition. IOUT\_OC\_WARN\_LIMIT is a phased command. Each phase will report an output current overcurrent warning independently.



# **OT\_FAULT\_LIMIT (0x4F)**

Addressing: Phase

Description: Sets the over-temperature fault limit.



## **OT\_FAULT\_RESPONSE (0x50)**

Description: Sets the over-temperature fault response.



# **TECHNICAL REFERENCE DOC PMBus general details: BMR 473 1X01/001**









# **OT\_WARN\_LIMIT (0x51)**

Addressing: Phase

Description: Sets the over-temperature warn limit.



## **VIN\_OV\_FAULT\_LIMIT (0x55)**

Description: Sets the input over-voltage fault limit.



#### **VIN\_OV\_FAULT\_RESPONSE (0x56)**

Description: Sets the input over-voltage fault response.







# flex.



# **VIN\_UV\_WARN\_LIMIT (0x58)**

Addressing: Phase

Description: Sets the input under-voltage warning limit.



#### **TON\_DELAY (0x60)**

Description: Sets the turn-on delay time



#### **TON\_RISE (0x61)**

Description: Sets the turn-on ramp-up time.



# **TON\_MAX\_FAULT\_LIMIT (0x62)**

Description: Sets an upper limit on how long the unit can attempt to power up the output without reaching the target voltage.



### **TON\_MAX\_FAULT\_RESPONSE (0x63)**

Description: Instructs the device on what action to take in response to TON\_MAX fault.











# **TOFF\_DELAY (0x64)**

Description: Sets the turn-off delay.



# **TOFF\_FALL (0x65)**

Description: Sets the turn-off ramp-down time.



#### **STATUS\_BYTE (0x78)**

### Addressing: Phase

Description: Returns a brief fault/warning status byte. Setting and clearing of supported bits must be done in the individual status registers. For example, Clearing VOUT\_OVF in STATUS\_VOUT also clears VOUT\_OV in STATUS\_BYTE.



# **STATUS\_WORD (0x79)**

#### Addressing: Phase

Description: Returns an extended fault/warning status byte. Writing 0080h to STATUS\_WORD will clear the BUSY bit, if set. Writing 0180h to STATUS WORD will clear both the BUSY bit and UNKNOWN bit, if set.







#### **STATUS\_VOUT (0x7A)**

Description: Returns Vout-related fault/warning status bits. All supported bits can be cleared either by CLEAR\_FAULTS, or individually by writing 1b to the STATUS\_VOUT (0x7A) register in their position.



# **STATUS\_IOUT (0x7B)**

#### Addressing: Phase

Description: Returns Iout-related fault/warning status bits. All supported bits can be cleared either by CLEAR\_FAULTS, or individually by writing 1b to the STATUS\_IOUT (0x7B) register in their position.



# **STATUS\_INPUT (0x7C)**

## Addressing: Phase

Description: Returns VIN/IIN-related fault/warning status bits. All supported bits can cleared either by CLEAR\_FAULTS, or individually by writing 1b to the STATUS\_INPUT register (0x7C) in their position.





# **STATUS\_TEMPERATURE (0x7D)**

Addressing: Phase

Description: Returns the temperature-related fault/warning status bits. All supported bits can be cleared either by CLEAR\_FAULTS, or individually by writing 1b to the STATUS\_TEMPERATURE (0x7D) register in their position.



# **STATUS\_CML (0x7E)**

### Addressing: Phase

Description: Returns Communication/Logic/Memory-related fault/warning status bits. All supported bits can be cleared either by CLEAR\_FAULTS, or individually by writing 1b to the STATUS\_CML (0x7E) register in their position.



# **STATUS\_OTHER (0x7F)**

Description: Returns one data byte with information not specified in the other STATUS\_BYTE.



# **STATUS\_MFR\_SPECIFIC (0x80)**

Addressing: Phase

Description: Returns manufacturer specific status information. All supported bits may be cleared either by CLEAR\_FAULTS, or individually by writing 1b to the STATUS\_MFR\_SPECIFIC (0x80) register in their position.



# **READ\_VIN (0x88)**

Addressing: Phase Description: Returns the measured input voltage.



# **READ\_VOUT (0x8B)**

Addressing: Phase

Description: Returns the measured output voltage.



# **READ\_IOUT (0x8C)**

Addressing: Phase

Description: Returns the measured output current.



#### **READ\_TEMPERATURE\_1 (0x8D)**

Addressing: Phase

Description: Returns the maximum power stage temperature.





#### **PMBUS\_REVISION (0x98)**

Description: Returns the PMBus revision number for this device.



#### **MFR\_ID (0x99)**

Description: Sets the manufacturer ID String.



#### **MFR\_MODEL (0x9A)**

Description: Sets the manufacturer model string.



#### **MFR\_REVISION (0x9B)**

Description: Sets the manufacturer revision string.



#### **MFR\_SERIAL (0x9E)**

Description: Sets the manufacturer serial number.



#### **IC\_DEVICE\_ID (0xAD)**

Description: Reports identification information.



#### **IC\_DEVICE\_REV (0xAE)**

Description: Reports revision information.



# **USER\_DATA\_01 (0xB1)**

Addressing: Phase

Description: Configures the control loop compensation settings.







# **TECHNICAL REFERENCE DOC PMBus general details: BMR 473 1X01/001**





# flex.



# flex.



# **TELEMETRY\_CONFIG (0xD0)**

Description: Configures the priority and averaging for each channel of the internal telemetry system. The internal telemetry system shares a single ADC across each measurement. The priority setting allows the user to adjust the relative rate of measurement of each telemetry value. The ADC will first measure each value with a priority A value.With each pass through all priority A measurements, one priority B measurement will be taken. With each pass through all priority B measurements, one priority C measurement will be taken.







# **READ\_ALL (0xDA)**

Description: Returns a 14-byte block of STATUS\_WORD and telemetry values. This can reduce bus utilization by combining multiple read functions into a single command.









## **STATUS\_ALL (0xDB)**

Description: Returns 7-byte block of STATUS command codes. This can reduce bus utilization to read multiple faults.



# flex.



# **STATUS\_PHASE (0xDC)**

Addressing: Phase

Description: When PHASE = FFh or 80h, reads to this command return a data word detailing which phases have experienced fault conditions. When PHASE != FFh, reads to this command return a data word detailing which fault(s) the current PHASE has experienced. PHASE number assignment is per PHASE\_CONFIG.





# **PGOOD\_CONFIG (0xE3)**

Description: Provides control of the delays asserting and releasing PGOOD.



# flex.



# **SYNC\_CONFIG (0xE4)**

Description: Configures synchronization options.







# **STACK\_CONFIG (0xEC)**

Description: Configures multi-phase stack settings.



#### **MISC\_OPTIONS (0xED)**

Description: Configures miscellaneous settings.





# **PIN\_DETECT\_OVERRIDE (0xEE)**

Description: Prevents the Default or User Store values from over-writing the pin-programmed value.


## **SLAVE\_ADDRESS (0xEF)**

Description: Used to program or read-back the slave address of digital communication. When a slave address is updated, the device starts responding to the new address immediately.



## **NVM\_CHECKSUM (0xF0)**

Description: Reports the CRC-16 (polynomial 0x8005) checksum for the current NVM settings.



## **SIMULATE\_FAULT (0xF1)**

Description: Simulates fault and warning conditions by triggering the output of the detection circuit for that controls it. Multiple faults and/or warnings can be simulated at once.



